rtl

AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication

Modular hardware build system

OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/