fpga

Bounded Tick-profile CPU and RTL compiler with local SMT obligations, independent replay, unsafe-mutation checks and qualified evidence

A modern hardware definition language and toolchain based on Python

Master AI inference, AI agent harness systems, and hardware engineering — then design a physical AI chip. That is the goal.

RISC-V CPU Core (RV32IM)